RosettaCodeData/Task/Empty-program/Verilog/empty-program.v

3 lines
23 B
Verilog