RosettaCodeData/Task/Variable-size-Set/ARM-Assembly/variable-size-set-2.arm

7 lines
210 B
Plaintext

main:
ADR r1,TestData ;load the address TestData
LDRB r0,[r1] ;loads 0x000000EF into r0 (assuming the CPU is operating as little-endian, otherwise it will load 0x000000DE)
BX LR
TestData:
.long 0xDEADBEEF