RosettaCodeData/Task/Empty-program/VHDL/empty-program.vhdl

entity dummy is
end;

architecture empty of dummy is
begin
end;